

3-A High Voltage Boost Converter with Soft-start and Programmable Switching Frequency

 Check for Samples: [TPS61175](#)

FEATURES

- 2.9-V to 18-V Input Voltage Range
- 3A, 40V Internal Switch
- High Efficiency Power Conversion: Up to 93%
- Frequency Set by External Resistor: 200-kHz to 2.2-MHz
- Synchronous External Switching Frequency
- User Defined Soft Start into Full Load
- Skip-Switching Cycle for Output Regulation at Light Load
- 14-pin HTSSOP Package with PowerPad™

APPLICATIONS

- 5V to 12V, 24V power conversion
- Supports SEPIC, Flyback topology
- ADSL Modems
- TV Tuner

DESCRIPTION

The TPS61175 is a monolithic switching regulator with integrated 3-A, 40-V power switch. It can be configured in several standard switching-regulator topologies, including boost, SEPIC and flyback. The device has a wide input voltage range to support application with input voltage from multi-cell batteries or regulated 5-V, 12-V power rails.

The TPS61175 regulates the output voltage with current mode PWM (pulse width modulation) control. The switching frequency of PWM is either set by an external resistor or an external clock signal. The user can program the switching frequency from 200-kHz to 2.2-MHz.

The device features a programmable soft-start function to limit inrush current during start-up, and has built-in other protection features, such as pulse-by-pulse over current limit and thermal shutdown. The TPS61175 is available in 14-pin HTSSOP package with Powerpad.

TYPICAL APPLICATION FOR BOOST CONVERTER




Figure 1. Typical Application



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPad is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2008–2010, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

T _A	PART NUMBER	PACKAGE ⁽²⁾
-40°C to 85°C	TPS61175PWP	HTSSOP-14

- (1) For the most current package and ordering information, see the TI Web site at www.ti.com.
- (2) The PWP package is available in tape and reel. Add R suffix (TPS61175PWPR) to order quantities of 2000 parts per reel. Without suffix, the TPS61175PWP is shipped in tubes with 90 parts per tube.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	VALUE	UNIT
Supply Voltages on pin VIN ⁽²⁾	-0.3 to 20	V
Voltages on pins EN ⁽²⁾	-0.3 to 20	V
Voltage on pin FB, FREQ and COMP ⁽²⁾	-0.3 to 3	V
Voltage on pin SYNC, SS ⁽²⁾	-0.3 to 7	V
Voltage on pin SW ⁽²⁾	-0.3 to 40	V
Continuous Power Dissipation	See Dissipation Rating Table	
Operating Junction Temperature Range	-40 to +150	°C
Storage Temperature Range	-65 to +150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

DISSIPATION RATINGS

PACKAGE	THERMAL RESISTANCE R _{θJA}	T _A ≤ 25°C POWER RATING	T _A = 85°C POWER RATING
14 pin PWP ⁽¹⁾	44.5°C/W	2.25 W	0.9 W

- (1) Rating based on JEDEC high thermal conductivity (High K) board with 2x2 array of thermal vias. See Texas Instruments application report (SLMA002) regarding thermal characteristics of the PowerPAD package

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V _{IN} Input voltage range	2.9		18	V
V _O Output voltage range	V _{IN}		38	V
L Inductor ⁽¹⁾	4.7		47	μH
f _{SW} Switching frequency	200		2200	kHz
C _I Input Capacitor	4.7			μF
C _O Output Capacitor	4.7			μF
V _{SYN} External Switching Frequency Logic			5	V
T _A Operating ambient temperature	-40		85	°C
T _J Operating junction temperature	-40		125	°C

- (1) The inductance value depends on the switching frequency and end application. While larger values may be used, values between 4.7-μH and 47-μH have been successfully tested in various applications. Refer to the Inductor Selection for detail.


ELECTRICAL CHARACTERISTICS

FSW = 1.2 MHz (Rfreq=80 kΩ), Vin=3.6V, TA = -40°C to +85°C, typical values are at TA = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
V _{IN}	Input voltage range		2.9		18	V
I _Q	Operating quiescent current into Vin	Device PWM switching without load			3.5	mA
I _{SD}	Shutdown current	EN=GND			1.5	μA
V _{UVLO}	Under-voltage lockout threshold			2.5	2.7	V
V _{hys}	Under-voltage lockout hysteresis			130		mV
ENABLE AND REFERENCE CONTROL						
V _{enh}	EN logic high voltage	Vin = 2.9 V to 18 V	1.2			V
V _{enl}	EN logic low voltage	Vin = 2.9 V to 18 V			0.4	V
V _{SYNh}	SYN logic high voltage		1.2			
V _{SYNI}	SYN logic low voltage				0.4	V
R _{en}	EN pull down resistor		400	800	1600	kΩ
T _{off}	Shutdown delay, SS discharge	EN high to low	10			ms
VOLTAGE AND CURRENT CONTROL						
V _{REF}	Voltage feedback regulation voltage		1.204	1.229	1.254	V
I _{FB}	Voltage feedback input bias current				200	nA
I _{sink}	Comp pin sink current	V _{FB} = V _{REF} + 200 mV, V _{COMP} = 1 V		50		μA
I _{source}	Comp pin source current	V _{FB} = V _{REF} - 200 mV, V _{COMP} = 1 V		130		μA
V _{CCLP}	Comp pin Clamp Voltage	High Clamp, V _{FB} = 1 V Low Clamp, V _{FB} = 1.5 V		3 0.75		V
V _{CTH}	Comp pin threshold	Duty cycle = 0%		0.95		V
G _{ea}	Error amplifier transconductance		240	340	440	μmho
R _{ea}	Error amplifier output resistance			10		MΩ
f _{ea}	Error amplifier crossover frequency			500		KHz
FREQUENCY						
f _S	Oscillator frequency	Rfreq = 480 kΩ	0.16	0.21	0.26	MHz
		Rfreq = 80 kΩ	1.0	1.2	1.4	
		Rfreq = 40 kΩ	1.76	2.2	2.64	
D _{max}	Maximum duty cycle	V _{FB} = 1.0 V, Rfreq = 80 kΩ	89%	93%		
V _{FREQ}	FREQ pin voltage			1.229		V
T _{min_on}	Minimum on pulse width	Rfreq = 80 kΩ		60		ns
POWER SWITCH						
R _{DS(ON)}	N-channel MOSFET on-resistance	V _{IN} = V _{GS} = 3.6 V V _{IN} = V _{GS} = 3.0 V		0.13 0.13	0.25 0.3	Ω
I _{LN_NFET}	N-channel leakage current	V _{DS} = 40 V, T _A = 25°C			1	μA
OC, OVP AND SS						
I _{LIM}	N-Channel MOSFET current limit	D = D _{max}	3	3.8	5	A
I _{SS}	Soft start bias current	V _{SS} = 0 V		6		μA
THERMAL SHUTDOWN						
T _{shutdown}	Thermal shutdown threshold			160		°C
T _{hysteresis}	Thermal shutdown threshold hysteresis			15		°C

DEVICE INFORMATION


PIN ASSIGNMENTS



PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
VIN	3	I	The input supply pin for the IC. Connect VIN to a supply voltage between 2.9V and 18V. It is acceptable for the voltage on the pin to be different from the boost power stage input for applications requiring voltage beyond VIN range.
SW	1,2	I	This is the switching node of the IC. Connect SW to the switched side of the inductor.
FB	9	I	Feedback pin for positive voltage regulation. Connect to the center tap of a resistor divider to program the output voltage.
EN	4	I	Enable pin. When the voltage of this pin falls below the enable threshold for more than 10ms, the IC turns off.
COMP	8	O	Output of the internal transconductance error amplifier. An external RC network is connected to this pin to compensate the regulator.
SS	5	O	Soft start programming pin. A capacitor between the SS pin and GND pin programs soft start timing. See application section for information on how to size the SS capacitor.
FREQ	10	O	Switch frequency program pin. An external resistor is connected to this pin to set switch frequency. See application section for information on how to size the FREQ resistor.
AGND	7	I	Signal ground of the IC
PGND	12,13,14	I	Power ground of the IC. It is connected to the source of the PWM switch.
SYNC	6	I	Switch frequency synchronous pin. Customers can use an external signal to set the IC switch frequency between 200-kHz and 2.2-MHz. If not used, this pin should be tied to AGND as short as possible to avoid noise coupling.
NC	11	I	Reserved pin. Must connect this pin to ground.
Thermal Pad			The thermal pad should be soldered to the analog ground. If possible, use thermal via to connect to top and internal ground plane layers for ideal power dissipation.

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

Circuit of Figure 1; L1 = D104C2-10µH; D1 = SS3P6L-E3/86A, R4 = 80kΩ, R3 = 10kΩ, C4 = 22nF, C2 = 10µF; Vin = 5V, Vout = 24V, Iout = 200mA; unless otherwise noted		FIGURE
Efficiency	VIN = 5V, Vout = 12V, 24V, 35V	2
Efficiency	VIN = 5V, 12V; Vout = 24V	3
Error amplifier transconductance	vs Temperature	4
Switch current limit	vs Temperature	5
Switch current limit	vs Duty cycle	6
FB accuracy	vs Temperature	7
Line transient response	Vin = 4.5 V to 5 V	8
Load transient response	Iout = 100 mA to 300 mA; refer to 'compensating the control loop' for optimization	9
PWM Operation		10
Pulse skipping	No load	11
Start-up	C3 = 47 nF	12




Figure 2.




Figure 3.




Figure 4.




Figure 5.

**OVERCURRENT LIMIT
vs
FREE-AIR TEMPERATURE**




Figure 6.

**FB VOLTAGE
vs
FREE-AIR TEMPERATURE**




Figure 7.

Line Transient Response




Figure 8.

Load Transient Response




Figure 9.

PWM Operation




Figure 10.

Pulse Skipping





Figure 11.



DETAILED DESCRIPTION

OPERATION

The TPS61175 integrates a 40-V low side switch FET for up to 38-V output. The device regulates the output with current mode PWM (pulse width modulation) control. The PWM control circuitry turns on the switch at the beginning of each switching cycle. The input voltage is applied across the inductor and stores the energy as inductor current ramps up. During this portion of the switching cycle, the load current is provided by the output capacitor. When the inductor current rises to the threshold set by the error amplifier output, the power switch turns off and the external Schottky diode is forward biased. The inductor transfers stored energy to replenish the output capacitor and supply the load current. This operation repeats each every switching cycle. As shown in the block diagram, the duty cycle of the converter is determined by the PWM control comparator which compares the error amplifier output and the current signal. The switching frequency is programmed by the external resistor or synchronized to an external clock signal.

A ramp signal from the oscillator is added to the current ramp to provide slope compensation. Slope compensation is necessary to avoid subharmonic oscillation that is intrinsic to the current mode control at duty cycle higher than 50%. If the inductor value is lower than 4.7 μ H, the slope compensation may not be adequate.

The feedback loop regulates the FB pin to a reference voltage through a transconductance error amplifier. The output of the error amplifier is connected to the COMP pin. An external RC compensation network is connected to the COMP pin to optimize the feedback loop for stability and transient response.

SWITCHING FREQUENCY

The switch frequency is set by a resistor (R4) connected to the FREQ pin of the TPS61175. Do not leave this pin open. A resistor must always be connected for proper operation. See [Table 1](#) and [Figure 13](#) for resistor values and corresponding frequencies.

Table 1. Switching Frequency vs External Resistor

R4 (k Ω)	f _{sw} (kHz)
443	240
256	400
176	600
80	1200
51	2000




Figure 13. Switching Frequency vs External Resistor

Alternatively, the TPS61175 switching frequency will synchronize to an external clock signal that is applied to the SYNC pin. The logic level of the external clock is shown in the specification table. The duty cycle of the clock is recommended in the range of 10% to 90%. The resistor also must be connected to the FREQ pin when IC is switching by the external clock. The external clock frequency must be within $\pm 20\%$ of the corresponding frequency set by the resistor. For example, if the corresponding frequency as set by a resistor on the FREQ pin is 1.2-MHz, the external clock signal should be in the range of 0.96-MHz to 1.44-MHz.

If the external clock signal is higher than the frequency per the resistor on the FREQ pin, the maximum duty cycle specification (D_{MAX}) should be lowered by 2%. For instance, if the resistor set value is 2.5MHz, and the external clock is 3MHz, D_{MAX} is 87% instead of 89%.

SOFT START

The TPS61175 has a built-in soft start circuit which significantly reduces the start-up current spike and output voltage overshoot. When the IC is enabled, an internal bias current (6- μ A typically) charges a capacitor (C3) on the SS pin. The voltage at the capacitor clamps the output of the internal error amplifier that determines the duty cycle of PWM control, thereby the input inrush current is eliminated. Once the capacitor reaches 1.8-V, the soft start cycle is completed and the soft start voltage no longer clamps the error amplifier output. Refer to [Figure 13](#) for the soft start waveform. See [Table 2](#) for C3 and corresponding soft start time. A 47-nF capacitor eliminates the output overshoot and reduces the peak inductor current for most applications.

Table 2. Soft Start Time vs C3

Vin (V)	Vout (V)	Load (A)	Cout (μ F)	f _{sw} (MHz)	C3 (nF)	t _{ss} (ms)	Overshot (mV)
5	24	0.4	10	1.2	47	4	none
					10	0.8	210
12	35	0.6	10	2	100	6.5	none
					10	0.4	300

When the EN is pulled low for 10-ms, the IC enters shutdown and the SS capacitor discharges through a 5k Ω resistor for the next soft start.

OVERCURRENT PROTECTION

The TPS61175 has a cycle-by-cycle overcurrent limit protection that turns off the power switch once the inductor current reaches the overcurrent limit threshold. The PWM circuitry resets itself at the beginning of the next switch cycle. During an overcurrent event, the output voltage begins to droop as a function of the load on the output. When the FB voltage drops lower than 0.9-V, the switching frequency is automatically reduced to 1/4 of the set value. The switching frequency does not reset until the overcurrent condition is removed. This feature is disabled during soft start.

ENABLE AND THERMAL SHUTDOWN

The TPS61175 enters shutdown when the EN voltage is less than 0.4-V for more than 10-ms. In shutdown, the input supply current for the device is less than 1.5- μ A (max). The EN pin has an internal 800-k Ω pull down resistor to disable the device when it is floating.

An internal thermal shutdown turns off the device when the typical junction temperature of 160°C is exceeded. The IC restarts when the junction temperature drops by 15°C.

UNDER VOLTAGE LOCKOUT (UVLO)

An under voltage lockout circuit prevents mis-operation of the device at input voltages below 2.5-V (typical). When the input voltage is below the under voltage threshold, the device remains off and the internal switch FET is turned off. The under voltage lockout threshold is set below minimum operating voltage of 2.9V to avoid any transient VIN dip triggering the UVLO and causing the device to reset. For the input voltages between UVLO threshold and 2.9V, the device attempts to operate, but the specifications are not ensured.

MINIMUM ON TIME and PULSE SKIPPING

Once the PWM switch is turned on, the TPS61175 has minimum ON pulse width of 60-ns. This sets the limit of the minimum duty cycle of the PWM switch, and it is independent of the set switching frequency. When operating conditions result in the TPS61175 having a minimum ON pulse width less than 60-ns, the IC enters pulse-skipping mode. In this mode, the device keeps the power switch off for several switching cycles to keep the output voltage from rising above the regulated voltage. This operation typically occurs in light load condition when the PWM operates in discontinuous mode. Pulse skipping increases the output voltage ripple, see the [Figure 14](#).

APPLICATION INFORMATION

The following section provides a step-by-step design approach for configuring the TPS61175 as a voltage regulating boost converter, as shown in Figure 14. When configured as SEPIC or flyback converter, a different design approach is required.




Figure 14. Boost Converter Configuration

DETERMINING THE DUTY CYCLE

The TPS61175 has a maximum worst case duty cycle of 89% and a minimum on time of 60 ns. These two constraints place limitations on the operating frequency that can be used for a given input to output conversion ratio. The duty cycle at which the converter operates is dependent on the mode in which the converter is running. If the converter is running in discontinuous conduction mode (DCM), where the inductor current ramps to zero at the end of each cycle, the duty cycle varies with changes to the load much more than it does when running in continuous conduction mode (CCM). In continuous conduction mode, where the inductor maintains a dc current, the duty cycle is related primarily to the input and output voltages as computed below:

$$D = \frac{V_{OUT} + V_D - V_{IN}}{V_{OUT} + V_D} \quad (1)$$

In discontinuous mode the duty cycle is a function of the load, input and output voltages, inductance and switching frequency as computed below:

$$D = \frac{2 \times (V_{OUT} + V_D) \times I_{OUT} \times L \times f_{SW}}{V_{IN}^2} \quad (2)$$

All converters using a diode as the freewheeling or catch component have a load current level at which they transition from discontinuous conduction to continuous conduction. This is the point where the inductor current just falls to zero. At higher load currents, the inductor current does not fall to zero but remains flowing in a positive direction and assumes a trapezoidal wave shape as opposed to a triangular wave shape. This load boundary between discontinuous conduction and continuous conduction can be found for a set of converter parameters as follows.

$$I_{OUT(crit)} = \frac{(V_{OUT} + V_D - V_{IN}) \times V_{IN}^2}{2 \times (V_{OUT} + V_D)^2 \times f_{SW} \times L} \quad (3)$$

For loads higher than the result of the equation above, the duty cycle is given by Equation 1 and for loads less than the results of Equation 2, the duty cycle is given Equation 3. For Equation 1 through Equation 3, the variable definitions are as follows.

- V_{OUT} is the output voltage of the converter in V
- V_D is the forward conduction voltage drop across the rectifier or catch diode in V
- V_{IN} is the input voltage to the converter in V
- I_{OUT} is the output current of the converter in A
- L is the inductor value in H
- f_{SW} is the switching frequency in Hz

Unless otherwise stated, the design equations that follow assume that the converter is running in continuous mode.

SELECTING THE INDUCTOR

The selection of the inductor affects steady state operation as well as transient behavior and loop stability. These factors make it the most important component in power regulator design. There are three important inductor specifications, inductor value, DC resistance and saturation current. Considering inductor value alone is not enough.

Inductor values can have $\pm 20\%$ tolerance with no current bias. When the inductor current approaches saturation level, its inductance can fall to some percentage of its 0-A value depending on how the inductor vendor defines saturation current. For CCM operation, the rule of thumb is to choose the inductor so that its inductor ripple current (ΔI_L) is no more than a certain percentage (RPL% = 20–40%) of its average DC value ($I_{IN(AVG)} = I_{L(AVG)}$)

$$\Delta I_L = \frac{V_{IN} \times D}{L \times f_{SW}} = \frac{(V_{OUT} + V_D - V_{IN}) \times (1 - D)}{L \times f_{SW}} = \frac{1}{L \times f_{SW} \times \left(\frac{1}{V_{OUT} + V_D - V_{IN}} + \frac{1}{V_{IN}} \right)}$$

$$\leq \text{RPL}\% \times \frac{P_{OUT}}{V_{IN} \times \eta_{est}} \quad (4)$$

Rearranging and solving for L gives

$$L \leq \frac{\eta_{est} \times V_{IN}}{\left[f_{SW} \left(\frac{1}{V_{OUT} + V_D - V_{IN}} + \frac{1}{V_{IN}} \right) \right] \times \text{RPL}\% P_{OUT}} \quad (5)$$

Choosing the inductor ripple current to closer to 20% of the average inductor current results in a larger inductance value, maximizes the converter's potential output current and minimizes EMI. Choosing the inductor ripple current closer to 40% of $I_{L(AVG)}$ results in a smaller inductance value, and a physically smaller inductor, improves transient response but results in potentially higher EMI and lower efficiency if the DCR of the smaller packaged inductor is significantly higher. Using an inductor with a smaller inductance value than computed above may result in the converter operating in DCM. This reduces the boost converter's maximum output current, causes larger input voltage and output ripple and typically reduces efficiency. [Table 3](#) lists the recommended inductor for the TPS61175.

Table 3. Recommended Inductors for TPS61175

PART NUMBER	L (μH)	DCR MAX (m Ω)	SATURATION CURRENT (A)	SIZE (L x W x H mm)	VENDOR
D104C2	10	44	3.6	10.4x10.4x4.8	TOKO
VLF10040	15	42	3.1	10.0x9.7x4.0	TDK
CDRH105RNP	22	61	2.9	10.5x10.3x5.1	Sumida
MSS1038	15	50	3.8	10.0x10.2x3.8	Coilcraft

The device has built-in slope compensation to avoid subharmonic oscillation associated with current mode control. If the inductor value is lower than $4.7\mu\text{H}$, the slope compensation may not be adequate, and the loop can be unstable. Applications requiring inductors above $47\mu\text{H}$ have not been evaluated. Therefore, the user is responsible for verifying operation if they select an inductor that is outside the $4.7\mu\text{H}$ – $47\mu\text{H}$ recommended range.

COMPUTING THE MAXIMUM OUTPUT CURRENT

The over-current limit for the integrated power FET limits the maximum input current and thus the maximum input power for a given input voltage. Maximum output power is less than maximum input power due to power conversion losses. Therefore, the current limit setting, input voltage, output voltage and efficiency can all change the maximum current output ($I_{OUT(MAX)}$). The current limit clamps the peak inductor current, therefore the ripple has to be subtracted to derive maximum DC current.

$$I_{OUT(max)} = \frac{V_{IN(min)} \times \eta_{est}}{V_{OUT}} = \frac{V_{IN(min)} \times I_{LIM} \times (1 - \%RPL/2) \times \eta_{est}}{V_{OUT}} \quad (6)$$

where

I_{LIM} = over current limit

η_{est} = efficiency estimate based on similar applications or computed above

For instance, when $V_{IN} = 12\text{-V}$ is boosted to $V_{OUT} = 24\text{-V}$, the inductor is $10\text{-}\mu\text{H}$, the Schottky forward voltage is 0.4-V and the switching frequency is 1.2-MHz ; then the maximum output current is 1.2-A in typical condition, assuming 90% efficiency and a $\%RPL = 20\%$.

SETTING OUTPUT VOLTAGE

To set the output voltage in either DCM or CCM, select the values of R1 and R2 according to the following equation.

$$V_{out} = 1.229 \text{ V} \times \left(\frac{R1}{R2} + 1 \right)$$

$$R1 = R2 \times \left(\frac{V_{out}}{1.229\text{V}} - 1 \right) \quad (7)$$

Considering the leakage current through the resistor divider and noise decoupling into FB pin, an optimum value for R2 is around 10k . The output voltage tolerance depends on the V_{FB} accuracy and the tolerance of R1 and R2.

SETTING THE SWITCHING FREQUENCY

Choose the appropriate resistor from the resistance versus frequency table [Table 1](#) or graph [Figure 13](#). A resistor must be placed from the FREQ pin to ground, even if an external oscillation is applied for synchronization.

Increasing switching frequency reduces the value of external capacitors and inductors, but also reduces the power conversion efficiency. The user should set the frequency for the minimum tolerable efficiency.

SETTING THE SOFT START TIME

Choose the appropriate capacitor from the soft start table [Table 2](#). Increasing the soft start time reduces the overshoot during start-up.

SELECTING THE SCHOTTKY DIODE

The high switching frequency of the TPS61175 demands a high-speed rectification for optimum efficiency. Ensure that the diode's average and peak current rating exceed the average output current and peak inductor current. In addition, the diode's reverse breakdown voltage must exceed the switch FET rating voltage of 40V . So, the VISHAY SS3P6L-E3/86A is recommended for TPS61175. The power dissipation of the diode's package must be larger than $I_{OUT(max)} \times V_D$

SELECTING THE INPUT AND OUTPUT CAPACITORS

The output capacitor is mainly selected to meet the requirements for the output ripple and load transient. Then the loop is compensated for the output capacitor selected. The output ripple voltage is related to the capacitor's capacitance and its equivalent series resistance (ESR). Assuming a capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated by

$$C_{out} = \frac{(V_{OUT} - V_{IN})I_{out}}{V_{OUT} \times F_s \times V_{ripple}} \quad (8)$$

where, V_{ripple} = peak to peak output ripple. The additional output ripple component caused by ESR is calculated using:

$$V_{ripple_ESR} = I \times R_{ESR}$$

Due to its low ESR, $V_{\text{ripple_ESR}}$ can be neglected for ceramic capacitors, but must be considered if tantalum or electrolytic capacitors are used.

The minimum ceramic output capacitance needed to meet a load transient requirement can be estimated by the equation below:

$$C_{\text{OUT}} = \frac{\Delta I_{\text{TRAN}}}{2 \times \pi \times f_{\text{LOOP-BW}} \times \Delta V_{\text{TRAN}}} \quad (9)$$

Where

ΔI_{TRAN} is the transient load current step

ΔV_{TRAN} is the allowed voltage dip for the load current step

$f_{\text{LOOP-BW}}$ is the control loop bandwidth (i.e., the frequency where the control loop gain crosses zero).

Care must be taken when evaluating a ceramic capacitor's derating under dc bias, aging and AC signal. For example, larger form factor capacitors (in 1206 size) have their self resonant frequencies in the range of the switching frequency. So the effective capacitance is significantly lower. The DC bias can also significantly reduce capacitance. Ceramic capacitors can lose as much as 50% of its capacitance at its rated voltage. Therefore, one must add margin on the voltage rating to ensure adequate capacitance at the required output voltage.

For a typical boost converter implementation, at least 4.7 μF of ceramic input and output capacitance is recommended. Additional input and output capacitance may be required to meet ripple and/or transient requirements.

The popular vendors for high value ceramic capacitors are:

TDK (<http://www.component.tdk.com/components.php>)

Murata (<http://www.murata.com/cap/index.html>)

COMPENSATING THE SMALL SIGNAL CONTROL LOOP

All continuous mode boost converters have a right half plane zero (f_{RHPZ}) due to the inductor being removed from the output during charging. In a traditional voltage mode controlled boost converter, the inductor and output capacitor form a small signal double pole. For a negative feedback system to be stable, the feedback signal must have a gain less than 1 before having 180 degrees of phase shift. With its double pole and RHPZ all providing phase shift, voltage mode boost converters are a challenge to compensate. In a converter with current mode control, there are essentially two loops, an inner current feedback loop created by the inductor current information sensed across R_{SENSE} (40m Ω) and the output voltage feedback loop. The inner current loop allows the switch, inductor and modulator to be lumped together into a small signal variable current source controlled by the error amplifier, as shown in [Figure 15](#).




Figure 15. Small Signal Model of a Current Mode Boost in CCM

The new power stage, including the slope compensation, small signal model becomes:

$$G_{PS}(s) = \frac{R_{OUT} \times (1-D)}{2 \times R_{SENSE}} \times \frac{\left(1 + \frac{s}{2 \times \pi \times f_{ESR}}\right) \left(1 - \frac{s}{2 \times \pi \times f_{RHPZ}}\right)}{1 + \frac{s}{2 \times \pi \times f_P}} \times He(s) \quad (10)$$

Where

$$f_P = \frac{2}{2 \pi \times R_O \times C_2} \quad (11)$$

$$f_{ESR} \approx \frac{1}{2 \pi \times R_{ESR} \times C_2} \quad (12)$$

$$f_{RHPZ} = \frac{R_O}{2 \pi \times L} \times \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \quad (13)$$

And

$$He(s) = \frac{1}{1 + \frac{s \times \left[\left(1 + \frac{Se}{Sn}\right) \times (1-D) - 0.5 \right]}{f_{SW}} + \frac{s^2}{(\pi \times f_{SW})^2}} \quad (14)$$

He(s) models the inductor current sampling effect as well as the slope compensation effect on the small signal response. Note that if $Sn > Se$, e.g., when L is smaller than recommended, the converter operates as a voltage mode converter and the above model no longer holds.

The slope compensation in TPS61175 is shown as follow

$$Sn = \frac{V_{OUT} + V_D - V_{IN}}{L} \times R_{SENSE} \quad (15)$$

$$Se = \frac{0.32 \text{ V} / R_4}{16 \times (1-D) \times 6 \text{ pF}} + \frac{0.5 \text{ } \mu\text{A}}{6 \text{ pF}}$$

Where R4 is the frequency setting resistor

(16)

Figure 16 shows a bode plot of a typical CCM boost converter power stage




Figure 16. Bode Plot of Power Stage Gain and Phase

The TPS61175 COMP pin is the output of the internal trans-conductance amplifier. Equation 17 shows the equation for feedback resistor network and the error amplifier.

$$H_{EA} = G_{EA} \times R_{EA} \times \frac{R2}{R2 + R1} \times \frac{1 + \frac{s}{2 \times \pi \times f_Z}}{\left(1 + \frac{s}{2 \times \pi \times f_{P1}}\right) \times \left(1 + \frac{s}{2 \times \pi \times f_{P2}}\right)} \quad (17)$$

where G_{EA} and R_{EA} are the amplifier's trans-conductance and output resistance located in the ELECTRICAL CHARACTERISTICS table.

$$f_{P1} = \frac{1}{2\pi \times R_{EA} \times C4} \quad (18)$$

$$f_{P2} = \frac{1}{2\pi \times R3 \times C5} \text{ (optional)}$$

$C5$ is optional and can be modeled as 10 pF stray capacitance. (19)

and

$$f_Z = \frac{1}{2\pi \times R3 \times C4} \quad (20)$$

Figure 17 shows a typical bode plot for transfer function $H(s)$.




Figure 17. Bode Plot of Feedback Resistors and Compensated Amplifier Gain and Phase

The next step is to choose the loop crossover frequency, f_c . The higher in frequency that the loop gain stays above zero before crossing over, the faster the loop response will be and therefore the lower the output voltage will droop during a step load. It is generally accepted that the loop gain cross over no higher than the lower of either 1/5 of the switching frequency, f_{sw} , or 1/3 of the RHPZ frequency, f_{RHPZ} . To approximate a single pole roll-off up to f_{p2} , select R3 so that the compensation gain, K_{COMP} , at f_c on Figure 17 is the reciprocal of the gain, K_{PW} , read at frequency f_c from the Figure 16 bode plot or more simply

$$K_{COMP}(f_c) = 20 \times \log(G_{EA} \times R3 \times R2/(R2+R1)) = 1/K_{PW}(f_c)$$

This makes the total loop gain, $T(s) = G_{PS}(s) \times H_{EA}(s)$, zero at the f_c . Then, select C4 so that $f_z \cong f_c/10$ and optional $f_{p2} > f_c * 10$. Following this method should lead to a loop with a phase margin near 45 degrees. Lowering R3 while keeping $f_z \cong f_c/10$ increases the phase margin and therefore increases the time it takes for the output voltage to settle following a step load.

In the TPS61175, if the FB pin voltage changes suddenly due to a load step on the output voltage, the error amplifier increases its transconductance for 8-ms in an effort to speed up the IC's transient response and reduce output voltage droop due to the load step. For example, if the FB voltage decreases 10-mV due to load change, the error amplifier increases its source current through COMP by 5 times; if FB voltage increases 11-mV, the sink current through COMP is increased to 3.5 times normal value. This feature often results in saw tooth ringing on the output voltage, shown as Figure 9. Designing the loop for greater than 45 degrees of phase margin and greater than 10db gain margin minimizes the amplitude of this ringing. This feature is disabled during soft start.

LAYOUT CONSIDERATIONS

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability as well as noise problems. To maximize efficiency, switch rise and fall times are very fast. To prevent radiation of high frequency noise (eg. EMI), proper layout of the high frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin and always use a ground plane under the switching regulator to minimize interplane coupling. The high current path including the switch, Schottky diode, and output capacitor, contains nanosecond rise and fall times and should be kept as short as possible. The input capacitor needs not only to be close to the VIN pin, but also to the GND pin in order to reduce the linup supply ripple.




Figure 18. TPS61175 Layout

THERMAL CONSIDERATIONS

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation of the TPS61175. Calculate the maximum allowable dissipation, $P_D(max)$, and keep the actual dissipation less than or equal to $P_D(max)$. The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{125^{\circ}\text{C} - T_A}{R_{\theta JA}} \tag{21}$$

where, T_A is the maximum ambient temperature for the application. $R_{\theta JA}$ is the thermal resistance junction-to-ambient given in Power Dissipation Table.

The TPS61175 comes in a thermally enhanced TSSOP package. This package includes a thermal pad that improves the thermal capabilities of the package. The $R_{\theta JA}$ of the TSSOP package greatly depends on the PCB layout and thermal pad connection. The thermal pad must be soldered to the analog ground on the PCB. Using thermal vias underneath the thermal pad.

REVISION HISTORY

Changes from Original (December 2008) to Revision A	Page
<ul style="list-style-type: none">Changed the Ordering Information table - Part Number From: TPS61175 To: TPS61175PWP; Removed the Package Marking column	2

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPS61175PWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Purchase Samples
TPS61175PWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Request Free Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

PWP (R-PDSO-G**) 20 PIN SHOWN

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



4073225/H 12/05

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

THERMAL PAD MECHANICAL DATA

PWP (R-PDSO-G14)


PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions


4206332-2/V 04/11

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Transportation and Automotive	www.ti.com/automotive
Video and Imaging	www.ti.com/video
Wireless	www.ti.com/wireless-apps

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated