

NTE74LS139 Integrated Circuit TTL – Dual 2-Line-to-4-Line Decoder/Demultiplexer

Description:

The NTE74LS139 is a dual 2-line-to-4-line decoder/multiplexer in a 16-Lead plastic DIP type package designed to be used in high-performance memory decoding or stat-routing applications requiring very short propagation delay times. In high-performance memory systems this device can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit the delay times of the decoder and the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.

The circuit comprises two individual two-line to four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

The NTE74LS139 features fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress lineringing and to simplify system design.

Features:

- Designed Specifically for High-Speed:
 Memory Decoders
 Data Transmission Systems
- Two Fully Independent 2-to-4-Line Decoders/Demultiplexers
- Schottky Clamped for High Performance

Absolute Maximum Ratings: (Note 1)

Supply Voltage, V _{CC}
DC Input Voltage, V _{IN}
Operating Temperature Range, T _A
Storage Temperature Range, T _{stg} –65°C to +150°C

Note 1. Unless otherwise specified, all voltages are referenced to GND.

Recommended Operating Conditions:

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	V
High-Level Input Voltage	V _{IH}	2	_	-	V
Low-Level Input Voltage	V _{IL}	-	_	0.8	V
High-Level Output Current	I _{OH}	-	_	-1	mA
Low-Level Output Current	I _{OL}	_	_	20	mA
Operating Temperature Range	T _A	0	_	+70	°C

Electrical Characteristics: (Note 2, Note 3)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Clamp Voltage	V_{IK}	V _{CC} = MIN, I _I = 18mA	_	-	-1.2	V
High Level Output Voltage	V _{OH}	$V_{CC} = MIN, V_{IH} = 2V, V_{IL} = 0.8V, I_{OH} = -1mA$	2.7	3.4	-	V
Low Level Output Voltage	V _{OL}	V_{CC} = MIN, V_{IH} = 2V, V_{IL} = 0.8V, I_{OL} = 20mA	_	-	0.5	V
Input Current	Ι _Ι	$V_{CC} = MAX, V_I = 5.5V$	_	-	1	mA
High Level Input Current	I _{IH}	$V_{CC} = MAX, V_I = 2.7V$	_	_	50	μΑ
Low Level Input Current	I₁∟	$V_{CC} = MAX, V_I = 0.5V$	_	-	-2	mA
Short-Circuit Output Current	Ios	V _{CC} = MAX, Note 4	-40	-	-100	mA
Supply Current	I _{CC}	V _{CC} = MAX, Output Enabled and Open	ı	75	90	mA

- Note 2. .For conditions shown as MIN or MAX, use the appropriate value specified under "Recommended Operation Conditions".
- Note 3. All typical values are at V_{CC} = 5V, T_A = +25°C.
- Note 4. Not more than one output should be shorted at a time and duration of short–circuit should not exceed one second.

<u>Switching Characteristics</u>: $(V_{CC} = 5V, T_A = +25^{\circ}C)$ unless otherwise specified)

Parameter	Symbol	Levels of Logic	Test Conditions	Min	Тур	Max	Unit
Propagation Delay Time (From Binary Input to Any Output)	t _{PLH}	2	$R_L = 280\Omega$, $C_L = 15pF$	-	5	7.5	ns
(From Binary Input to Arry Output)	t _{PHL}	2		-	6.5	10	ns
Propagation Delay Time	t _{PLH}	3		_	7	12	ns
(From Select Input to Any Output)	t _{PHL}	3		-	8	12	ns
Propagation Delay Time	t _{PLH}	2		_	5	8	ns
(From Enable Input to Any Output)	t _{PHL}	2		_	6.5	10	ns

Function Table:

Inputs			Outputs			
Enable	Sel	ect]			
G	В	Α	Y0	Y1	Y2	Y3
Н	Χ	Χ	Н	Н	Н	Н
L	L	L	L	Н	Н	Н
L	L	Н	Н	L	Н	Н
L	Н	L	Н	Н	L	Н
L	Н	Н	Н	Н	Н	L

H = HIGH Level

L = LOW Level

X = Don't Care

Pin Connection Diagram 1G 1 16 V_{CC} 15 2<u>G</u> 1A 2 1B **3** 14 2A 1Y0 4 **13** 2B 1Y1 **5 12** 2Y0 1Y2 **6 1** 2Y1 1Y3 **7 10** 2Y2 GND 8 9 2Y3 16 9 8 .260 (6.6) Max .870 (22.0) Max .200 (5.08) Max .099 (2.5) Min - .100 (2.54) .700 (17.78)