

1.1 Scope.

This specification covers the detail requirements for a linear bipolar monolithic dual low drift, low offset voltage operational amplifier.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD708SQ/883B

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline: Q-8.

1.3 Absolute Maximum Ratings. ($T_A = +25^\circ\text{C}$ unless otherwise noted)

Supply Voltage	$\pm 22\text{ V}$
Internal Power Dissipation ¹	500 mW
Differential Input Voltage	$\pm V_S$
Input Voltage	$\pm V_S$
Output Short Circuit Duration	Indefinite
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	
AD708S	-55°C to $+125^\circ\text{C}$
Lead Temperature (Soldering 60 sec)	$+300^\circ\text{C}$

NOTE

¹Maximum package power dissipation vs. ambient temperature.

Package Type	MAXIMUM AMBIENT	DERATE ABOVE MAXIMUM
	Temperature for Rating	Ambient Temperature
Cerdip (Q)	75°C	6.7 mW/ $^\circ\text{C}$

1.5 Thermal Characteristics.

Thermal Resistance $\theta_{JC} = 22^\circ\text{C}/\text{W}$ for Q-8
 $\theta_{JA} = 110^\circ\text{C}/\text{W}$ for Q-8

AD708—SPECIFICATIONS

Table 1.


Test	Symbol	Device	Sub Group 1	Sub Group 2, 3	Test Condition ¹	Units
Gain Open Loop	A _{VS}	-1	4000	4000	R _L ≥ 2 kΩ, V _{OUT} = ±10 V	V/mV min
Output Voltage Swing	V _{OP}	-1	13.5		R _L = ≥ 10 kΩ	±V min
			12.5	12.0	R _L = 2 kΩ	
			12.0		R _L = 1 kΩ	
Input Offset Voltage	V _{IO}	-1	50	65		±μV max
Input Offset Drift	ΔV _{IO} /ΔT	-1	0.4			±μV/°C max
Input Offset Voltage Match ²	V _{OSM}	-1	50	75		±μV max
Input Offset Voltage Drift Match ²	TCV _{OSM}	-1	0.4			±μV/°C max
Input Offset Current	I _{IO}	-1	1.0	1.5		±nA max
Input Bias Current	I _{IB}	-1	1.0	4.0		±nA max
Input Bias Current Match ²	I _{IBM}	-1	1.0	2.0		±nA max
Common-Mode Rejection Ratio	CMRR	-1	130	130	V _{CM} = ±13 V	dB min
Power Supply Rejection Ratio	PSRR	-1	120	120	±3 ≤ V _S ≤ ±18	dB min
Common-Mode Rejection Ratio Match ²	CMRR _M	-1	120	114	V _{CM} = ±13 V	dB min
Power Supply Rejection Ratio Match ²	PSRR _M	-1	120	120	±3 V ≤ V _S ≤ 18 V	dB min
Power Supply Current	I _Q	-1	5.5			mA max
Power Consumption	P _D	-1	165		No Load	mW max

NOTES

¹V_S = ±15 V, unless otherwise noted.



²Matching is defined as the difference between parameters of the two amplifiers.

3.2.1 Functional Block Diagram and Terminal Assignments.



4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).



3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (49).